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Abstract—We present modeling techniques for accurate esti-
mation of settling errors in switched-capacitor (SC) circuits built
with Miller-compensated operational transconductance amplifiers
(OTAs). One distinctive feature of the proposal is the computation
of the impact of signal levels (on both the model parameters and
the model structure) as they change during transient evolution.
This is achieved by using an event-driven behavioral approach
that combines small- and large-signal behavioral descriptions and
keeps track of the amplifier state after each clock phase. Also,
SC circuits are modeled under closed-loop conditions to guar-
antee that the results remain close to those obtained by electrical
simulation of the actual circuits. Based on these models, which
can be regarded as intermediate between the more established
small-signal approach and full-fledged simulations, design proce-
dures for dimensioning SC building blocks are presented whose
targets are system-level specifications (such as ENOB and SNDR)
instead of OTA specifications. The proposed techniques allow to
complete top-down model-based designs with 0.3-b accuracy.
Index Terms—Analog circuit design, data converters, design
methodology, operational amplifiers, switched-capacitor (SC)
circuits.
I. INTRODUCTION
T HE performance of switched-capacitor (SC) circuits is de-termined in many practical situations by that of the oper-
ational transconductance amplifiers (OTAs) used to build them
[1]–[5]. Modern applications require SC-based data converters
and filters with cutting-edge performance specifications and re-
duced power budget. These requirements pose demanding chal-
lenges on the OTAs; challenges which can be only addressed
by means of thorough electrical design of these amplifiers. To
that purpose, designers rely on models to capture the impact of
OTA nonideal behaviors and make use of structured top-down
methodologies [6], [7], and optimization tools [8]–[12]. How-
ever, available models, procedures and tools do not suffice for
accurate design at high speed due to different reasons, namely
those given as follows.
• The settling performance of SC building blocks is typically
evaluated by means of small-signal models with fixed pa-
rameter values. These parameter values are extracted by
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characterizing the OTA behavior in open-loop configura-
tion. Actual closed-loop conditions are emulated by ac-
counting for the impact of the driving and feedback capac-
itors onto equivalent loading values [13]–[18]. However,
there are significant phenomena not accounted for such as:
1) the impact of the signal level and, hence, the biasing, on
the parameter values; 2) the lack of model structures ca-
pable to capture hard nonlinear deviations versus the ideal
linear behavior; 3) the movement of closed-loop poles and
zeros due to changes of the model parameters during tran-
sient evolution. As a consequence, significant errors (more
than one order of magnitude in some cases) arise in the
evaluation of the settling behavior, thereby precluding op-
timum electrical design of the amplifiers.
• Conventional top-down methodologies employed for
structured design map specifications of the subsystems
(such as signal-to-noise-plus-distortion ratio (SNDR)
or effective number of bits (ENOB) of data converters)
onto specifications pertaining to the open-loop behavior
of the OTAs (such as dc gain, gain-bandwidth product,
or phase margin). However, such mapping is not bi-uni-
vocal; i.e., using OTAs with the so calculated open-loop
specifications does not guarantee achieving the targeted
subsystem performance when the feedback loop around
the OTAs is closed. Hence, in practice, the so-calculated
open-loop specifications must be refined by bottom-up
iterative simulation loops to guarantee proper behavior
within closed-loop conditions.
Designers do typically circumvent these drawbacks by simply
over-sizing OTAs. This limits the ability of OTAs to achieve
aggressive specifications and, hence, the potential of submicron
technologies.
This paper presents modeling techniques and design proce-
dures to overcome above drawbacks by:
• using accurate models for the settling performance of OTA-
based building blocks; these models account for: 1) the
jumps of the initial conditions caused by charge redistribu-
tion between consecutive clock phases; 2) the accurate es-
timation of parasitics capacitances from technological pa-
rameters; 3) the limitations of internal currents due to tran-
sistor nonlinearities; and 4) the impact of the variation of
the dc gain of OTAs with the signal level.
• using high-level specifications (such as SNDR or ENOB)
instead of open-loop OTA specifications, as targets for the
design procedure; results for 130-nm and 90-nm technolo-
gies are presented showing very efficient solutions to the
sizing problem for given ENOB target.
1549-8328/$25.00 © 2009 IEEE
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Fig. 1. (a) Typical configuration of an SC circuit during the charge-transfer
phase. (b) Two-stage Miller-compensated opamp small-signal model.
To the best of our knowledge, no previously reported models
have accounted for the variation of dc gain as signal evolves
during the transient process. The herein reported model ac-
counts for these variations and shows capable to evaluate
settling errors with down to 3% accuracy versus fully detailed
electrical simulations.
We focus herein on two-stage Miller-compensated OTAs
(MC-OTA). The reason is that these topologies are better suited
than single-stage ones to achieve large values of the dc gain
concurrently with large output swing in low-voltage submi-
cron technologies [19]–[21]. In any case, the herein proposed
concepts can be applied to single-stage as well as to other
multistage OTA topologies [4].
This paper is organized as follows. Section II presents a
small-signal model for a closed-loop SC amplifier using a
two-stage MC-OTAs and illustrates the errors obtained by
using this model. The proposed behavioral model is described
in Section III. Section IV uses this model for a design procedure
oriented towards satisfying system-level specifications with
minimum power consumption. Several examples illustrating the
performance of the proposed design procedure are presented in
Section V. Finally, Section VI gives some concluding remarks.
II. CLOSED-LOOP SMALL-SIGNAL ANALYSIS
Fig. 1(a) shows the capacitive feedback configuration typ-
ically found in SC circuits during the charge transfer phase
[1]–[5].1 Although this figure is single-ended for simplicity,
all results are extendable to differential structures. In Fig. 1(a),
and model the sampling and feedback capacitances,
respectively, and and stand for the sum of all of the
extrinsic capacitances at the input and output terminals of the
OTA, respectively. These latter capacitances include parasitics
1In this work, the effect of the RC time constants arising from the switch
resistances on the settling performance of the SC circuit is assumed to be non-
dominant. Their impact has been thoroughly analyzed in [22] and [23].
associated with switches and capacitors and any other external
capacitance loading the node.
Let us consider an MC-OTA modeled by the small-signal
equivalent circuit of Fig. 1(b). Each of the two stages is char-
acterized by a single-pole network defined by a transconduc-
tance, output resistance, and output capacitance. Capacitor
represents the input capacitance of the amplifier, and the Miller
pole-splitting capacitor provides the frequency compensa-
tion mechanism to avoid closed-loop instability. By replacing
this model into Fig. 1(a), the transfer function for the holding
phase is found, given as (1) shown at the bottom of the page,
where
(2)
is the equivalent capacitive load of the amplifier in closed-loop
configuration, feedback factors and are defined as
(3)
and , , , and are error terms due to the finite dc-gain
of the amplifier stages which are defined, respectively, as
and . Such error terms are given by
(4)
(5)
Finally, capacitances and sum up all of the grounded
capacitances at the input and output of the amplifier, i.e.,
and .
The poles and zeros of (1) are calculated as
(6)
(7)
where
(8)
(1)
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Let us now assume for illustration purposes that the system is
critically damped.2 It means that the poles of are real and
identical and that the damping factor of the system
is 1. Thus, the poles and zeros become
(9)
(10)
where the transconductance ratio is constrained
by the expression
(11)
Based on previous analysis, the transfer function of Fig. 1(a)
is written as
(12)
where is the dc gain of the system.
Using (12) and assuming null initial conditions, the dynamic
response to a step signal of amplitude , applied at , is
given by (13), shown at the bottom of the page.
Considering a clock signal of period and 50% duty cycle,
the error voltage at the end of the holding phase, after s, is
given by
(14)
This expression takes into account the finite dc gain error,
represented by and the so-called settling error, obtained from
(13), as shown by (15) at the bottom of the page.
Previous models and expressions can be employed for syn-
thesis, i.e., to guide a sizing process for given settling-time
2Models for the under- and over-damped cases have been also developed.
Techniques and results presented in this section are applicable to these cases as
well.
Fig. 2. Flip-around-type S/H SC amplifier.
TABLE I
MODEL PARAMETERS
target specifications. This is actually how conventional ap-
proaches work [13]–[18]. However, it means assuming that
the model topology of Fig. 1(b) and its parameters remain
unchanged for the whole signal range. These assumptions
produce significant deviations which are illustrated via the
sample-and-hold (S/H) SC circuit of Fig. 2.
Table I recasts parameters for the small signal of Fig. 2. These
parameters have been extracted from a fully sized transistor-
level design of a fully differential MC-OTA. Fig. 3 compares
the transient evolution of the small-signal model to that ob-
tained from electrical simulations of the transistor-level circuit
under the same excitation. Discrepancies are noticeable. Actu-
ally, whereas the model yields a settling error of only 0.15 mV,
transistor-level simulations produce an error of 1.72 mV. This
renders the approach hardly feasible for practical usage.
III. BEHAVIORAL MODEL: ACCOUNTING FOR
LARGE-SIGNAL EFFECTS
The herein proposed model overcomes these drawbacks by:
1) capturing topological model changes caused by hard nonlin-
earities (such as saturations of the voltage-controlled-current-
(13)
(15)
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Fig. 3. Output waveforms of the S/H amplifier of Fig. 2 obtained both from
small-signal model and transistor-level simulations, together with the ideal re-
sponse.
sources); 2) capturing variations of the small-signal parameters
due to changes of the signal levels and hence of the biasing con-
ditions; and 3) accounting for modifications of the initial condi-
tions caused by charge redistribution at the clock edges.
Because the detailed formulation is rather involved, in what
follows, only a brief description of the effects considered and
how they have been tackled will be presented.
As can be seen at Fig. 3, initial conditions at the beginning
of every holding phase play a significant role in the dynamic
response of the SC block. Charge conservation makes the
output of the SC block, , jumps in the opposite direction to its
final value, producing a discontinuity at every switching instant
which worsens the settling behavior of the SC circuit. Similar
transients also happen at the input, , and internal, , nodes
of the amplifier [see Fig. 1(a))]. The values of these jumps just
after switching from the previous storage phase can be obtained
by applying the charge conservation principle, resulting in
(16)
(17)
(18)
where , , and are the voltages stored in the
sampling , feedback , and load capacitors during the
previous clock phase, respectively.3 Following the jumps, the
SC circuit should ideally evolve according to the small-signal
model of Section II. However, depending on initial conditions,
it may occur that some of the transconductors in Fig. 1(b), or
both, saturate so that the corresponding node evolves at a fixed
slew-rate. Let us use and to denote the maximum output
currents of the first and second amplifier stages, respectively.
Four situations can be distinguished for the initial evolution of
3In this paper, the notation   will be used to represent     .
the node voltages in the circuit. Table II recasts the equations
corresponding to the output voltage for the critically damped
case. The model also computes the evolution of the internal
nodes and , but they are omitted here for simplicity.
Obviously, as time evolves, the circuit may change from one of
these situations to another possibility which is contemplated in
the proposed behavioral model.
Let us now consider the change of dc gain with signal level.
It is quite obvious that this effect must be considered for accu-
racy since the small-signal parameters and, hence, the dc gain
depends on biasing; and biasing changes with the signal level.
Fig. 4(a) illustrates the variation of the dc gain of the ampli-
fier considered in previous section. The dc gain of the first OTA
stage and that of the second OTA stage are depicted.
Changes of the latter are significant while those of the former
are attenuated by .
DC gain nonlinearity not only impacts the static resolution
of the SC block but also the locations of the system poles as
they depend on the error factors , and , which, in their
turn, vary with and . This is illustrated in Fig. 4(b), which
shows how the poles of the S/H amplifier described in Section II
evolve with the output voltage. At the nominal operating point,
the system is critically damped and the poles coincide. How-
ever, as the output voltage moves from this point, the dc gain
of the amplifier decreases, poles split along the real axis, and
the system becomes over-damped and, hence, slower. This ef-
fect translates into a notable increase in harmonic distortion as
shown in Fig. 4(c), where the output spectra of an OTA in a
practical case (the so-called scenario B in Table III, assuming a
90 nm CMOS technology) has been evaluated with and without
nonlinear dc gain influence.
Since the dc gain of the input stage remains practically
constant with the output voltage in most practical cases, only
the nonlinear behavior of the second stage is considered in
the proposed behavioral model. This nonlinear dependence is
expressed in polynomial form as
(19)
where is the dc gain of the output stage at the quiescent
point, and are nonlinear coefficients, usually given in
Fig. 5 shows the basic flowchart implemented in the proposed
behavioral model for the estimation of the transient response
of a two-stage Miller-compensated amplifier during the charge
transfer phase of a conventional SC circuit. It is worth noticing
that the impact of the amplifier nonlinear gain depends at every
moment on the output voltage, which, in its turn, is continu-
ously evolving with time. Therefore, in order to emulate this
time dependence, the charge-transfer phase is divided into
subintervals, in which the gains and pole positions of the system
are recalculated. Note that the system may eventually exhibit a
different damping factor from one subinterval to another and,
therefore, the set of equations describing the transient evolution
may also vary depending on the subinterval.
Fig. 6 illustrates the results of transient analysis using the
proposed model under the same conditions in Fig. 3. Actually,
two behavioral simulations have been included in the plot. In
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TABLE II
EVOLUTION IN AMPLIFICATION PHASE OF THE TWO-STAGE MILLER-COMPENSATED OTA
one case, the dc gain variation effect is accounted for whereas,
in the other case, all model parameters remain the same but the
dc gain variation effect is ignored.
Fig. 6 confirms a close agreement between the electrical sim-
ulation and the full-blown behavioral model, i.e., that including
the dc gain variation effect; the discrepancy at the end of the
holding period amounts to only V, instead of the 1.57-mV
deviation obtained with the model in previous section. In case
the dc-gain variation effect is neglected, the discrepancy of the
behavioral model rises up to 0.97 mV
IV. DESIGN PROCEDURE
The model described in Section III can be used to support
a systematic, structured sizing procedure. Design variables are
the value of the compensation capacitor and the parasitic ca-
pacitances, transconductances, maximum output currents, and
finite dc-gains of the amplifier stages. All of these variables de-
pend ultimately on electrical-level parameters such as widths,
lengths, and overdrive voltages of MOS transistors, which are
the final outcomes of the design procedure. Circuit elements
and parasitics in the SC block other than the OTA itself are
regarded as inputs of the algorithm. The design objective is to
meet high-level specifications such as the equivalent input noise
, output voltage swing OS, and dc gain of the OTA or the
ENOB of the whole SC block with minimum power consump-
tion.
The design space of this optimization problem can be reduced
by imposing constraints on the design variables and the elec-
trical-level parameters. First, overdrive voltages of MOS tran-
sistors must not exceed an upper value determined by the supply
voltage and input/output swing requirements. In the proposed
approach overdrive voltages are user-defined parameters. De-
sign criteria for choosing their values are, on the one hand, to
guarantee that transistors operate in the saturation region within
strong inversion (this poses a lower limit of about 0.1 V on
overdrive voltages) and, on the other hand, to enhance toler-
ance against transistor mismatch and, hence, to reduce random
offsets [1]. A second constraint can be extracted from noise
requirements. Neglecting flicker contributions, the equivalent
input noise of a two-stage OTA can be modeled as
(20)
where is a topology-dependent noise factor. Hence, by com-
pelling an upper limit on , a minimum value for the transcon-
ductance of the first stage can be derived. Finally, the re-
quired system ENOB demands a minimum value for the settling
error, or equivalently, a given distribution of poles. Assuming a
critically damped response, this implies a minimum value
for the natural frequency in (8).
Fig. 7 shows the main flow diagram of the synthesis proce-
dure for a critically damped system. It consists of an iterative
search procedure using parameter as running variable. Exten-
sion to other dynamic responses can be simply made by spec-
ifying a damping factor correspondingly. The computa-
tional loop starts by guessing an initial value for parameter ,
in accordance to the provided high-level specifications. In most
practical situations, a convenient value for is obtained from
1 LSB , where is the full-scale
input signal range of the SC circuit and LSB stands for the am-
plitude of the least significative bit, determined by the required
resolution. Then, the OTA is sized by means of the procedure de-
picted in Fig. 8 to be discussed afterwards. After sizing, the per-
formance of the SC block, including the designed OTA, is eval-
uated by using the behavioral simulator, described in Fig. 5. If
the estimated ENOB is lower than specified, the pole frequency
is increased and the process is repeated again.
The OTA sizing routine depicted in Fig. 8 is found at the core
of the synthesis procedure of Fig. 7. It consists of a computa-
tional loop with the compensation capacitor as running vari-
able. Bound values ( and ) and discrete increments
are user-defined. At each iteration, a new configuration (new
transistor sizes and biasing currents) is obtained and the cor-
responding power consumption is stored. When the loop stops,
the routine selects that configuration with the lowest power con-
sumption as the final outcome of the algorithm.
Each iteration in the aforementioned loop starts by guessing
initial values for the parasitic capacitances ,
the finite dc gains of both amplifier stages , the
topology-dependent noise factor and the lengths for the
MOS transistors. From these values, intermediate variables
such as feedback and error factors, equiv-
alent load and transconductance ratio are evaluated
according to (2)–(5) and (11). Then, the minimum value for
the transconductance of the first stage is computed by
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Fig. 4. Variation with the output voltage of (a) the dc gain of amplifier stages
and (b) pole positions. Poles are normalized to their values at the nominal oper-
ating point. (c) Output spectra of an OTA in a practical case taking into account
or not the nonlinear dc gain effect The estimated third-order harmonic distortion
worsens by more than 12 dB if this effect is considered.
taking into account noise and speed requirements,
whatever more restrictive. Next, the transconductance of the
second stage is calculated from the calculated transcon-
ductance ratio . With these data, together with the previously
planned overdrive voltages, the sizes, the currents and the
bias voltages of the OTA MOS transistors can be calculated
TABLE III
DESIGN SCENARIOS
Fig. 5. Basic flowchart of the proposed behavioral model for the two-stage
Miller-compensated OTA.
Fig. 6. Same as Fig. 3, but using the proposed behavioral model instead of
small-signal simulations.
using technology parameters. In our routine such parameters
are extracted from look-up tables obtained from batches of
electrical-level simulations. At this point, the overall power
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Fig. 7. Main flow diagram of the synthesis procedure.
Fig. 8. OTA sizing procedure.
consumption of the OTA can be estimated. In the following
step, parasitic capacitances are newly calculated and compared
with those previously stored. If discrepancies are higher than a
user-defined tolerance value, , the iterative process is repeated
Fig. 9.  -b MDAC SC circuit.
Fig. 10. Selected OTA topology.
again until convergence is reached. Finally, if the estimated
dc gain is lower than the required one , the
lengths of MOS transistors are increased and the algorithm is
repeated again. It is worth mentioning that despite the iterative
nature of the design procedure, it only takes three or four
iterations to converge. Also, it is interesting to observe that
no ad hoc fitting parameter needs to be adjusted in the design
procedure.
V. EXAMPLES AND APPLICATIONS
This section illustrates the design of MC-OTAs embedded in
SC circuits using the proposed synthesis procedure. In order to
demonstrate the efficiency and flexibility of the approach, dif-
ferent technologies and design scenarios are considered. Such
scenarios, summarized in Table III, differ on the OTA topology,
the SC block which makes use of the amplifier, and the de-
sign objectives. The SC block in the scenarios A and B is the
flip-around S/H amplifier of Fig. 2, whereas that in the scenario
C is the 3-b multiplying digital-to-analog converter (MDAC)
circuit shown in Fig. 9. Both SC configurations are commonly
used in pipeline analog-to-digital converters (ADCs) [4].
Regarding the OTA topologies, we have considered a fully
differential two-stage structure composed by a -input folded-
cascode first stage and a differential -type class-A amplifier
second stage. The schematic is shown in Fig. 10. The only dif-
ference between the OTA considered in scenario A, on the one
hand, and those used in scenarios B and C, on the other hand,
is that the former uses -type cascoded current sources in the
second stage, whereas simple current sources are used in the
latter, i.e., cascode transistors and in Fig. 10 are simply
replaced by short circuits.
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TABLE IV
SIZING RESULTS FOR 130-nm TECHNOLOGY
The three design scenarios listed in Table III have been im-
plemented in a 130-nm technology and in a 90-nm technology,
assuming critically damped performance. Results are shown in
Tables IV and V, respectively. For each scenario, sizing results
and performance metrics calculated with the proposed design
procedure and obtained from electrical-level simulations are re-
spectively shown.4 In this latter case, the transistor dimensions
have been fine tuned to guarantee that pMOS and nMOS tran-
sistors carry the same currents through the amplifier branches.
This is so done to nullify systematic offset errors. As can be
seen, sizing deviations rarely exceed 10%. Tables IV and V
demonstrate that there is an excellent agreement between the
performance metrics obtained using our approach and those ob-
tained by electrical simulations. Indeed, deviations from the
target resolution requirements remain below 0.3 b equivalent in
all cases. This agreement is further illustrated in Fig. 11 which
compares the output spectrum of the circuit in Fig. 9 (scenario
C in 90-nm technology) obtained through behavioral simula-
tions, on the one hand, and through electrical-level simulations,
on the other. It is seen that low-order harmonics are accurately
predicted by the proposed tool.
Besides accuracy, another important feature of the design pro-
cedure is the reduced computational cost. The synthesis of each
design in Tables IV and V takes about 2 s of CPU time, using a
1.8-GHz Intel Centrino processor. This kind of short computa-
tion time renders the proposed design procedure suitable to ex-
plore the design space, as the paragraphs below will illustrate.
As an example of design space exploration, Fig. 12 shows the
evolution of the power consumption of the OTA in Fig. 9 (sce-
nario C in 130-nm technology) in terms of the pole frequency
, and the compensation capacitor . As noted in Section IV,
4In theses tables, the impact of thermal noise on ENOB has been suppressed
to better appreciate the accuracy of the proposed settling-time modeling.
they are the running variables of the main (Fig. 7) and inner
(Fig. 8) loops of the synthesis routine, respectively. The plot as-
sumes that the equivalent input noise of the OTA is lower than
nV Hz. As can be seen, for a given dynamic resolution, de-
termined by parameter , there is a compensation capacitance
which obtains the minimum power consumption. As parameter
sweeps from 1.5 to 3.0 GHz, these optimum power dissipation
values form a continuously increasing 3-D curve which can be
interpreted as the Pareto-optimal front of the OTA in this partic-
ular scenario [7]. Note that as the speed requirement increases
the valley which surrounds the Pareto front becomes steeper.
This is due to the increasing impact of parasitic capacitances on
the system dynamics as poles move to higher frequencies.
To further illustrate the capabilities of the procedures for de-
sign space exploration, Fig. 13 shows how the optimized power
consumption of the OTA evolves when the sampling and
feedback capacitances of the SC circuit are jointly varied.
Fig. 13 assumes scenario C in 130-nm technology and a clock
frequency of 200 MHz. As can be seen, the power consumption
does not continuously decrease by reducing these capacitances,
as might be intuitively expected, but achieves a minimum value
at pF. Below this value, parasitic capacitances
are dominant, the feedback factor, , is smaller, and the equiv-
alent load, , increases according to (2). Above the optimum
value, parasitic capacitances have a lower impact on the equiv-
alent load, which is now dominated by and .
Prior to concluding this section, we would like to emphasize
that, although the SC blocks in Tables IV and V have been sized
for a damping factor , other values can be considered
as well. An a priori plausible choice could be, for instance,
to slightly reduce the damping factor to some value between
0.7 and 1.0 in order to speed up the dynamic response of the
second-order system [15]. However, the critically damped case
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TABLE V
SIZING RESULTS FOR 90-nm TECHNOLOGY
Fig. 11. Output spectrum of the circuit in Fig. 9 for scenario C in the 90-nm
technology.
Fig. 12. 3-D view of the optimization procedure.
(even the over-damped one) could be potentially useful to make
the design compliant with technology corner variations. To il-
lustrate this point, let us consider again the designs of Tables IV
Fig. 13. Power consumption against sampling and feedback capacitances.
TABLE VI
CORNERS DEFINITION
and V (derived under typical operation conditions) and the cor-
ners listed in Table VI.
The data in Table VII collect the values obtained for ENOB
at such corners. Each ENOB entry in Table VII includes two
numerical data linked by an arrow. They correspond to the two
different values of the compensation capacitor shown at the third
column of the table. Transistor sizes and biasing conditions of
corresponding designs remain as indicated in Tables IV and V.
For each duplet, the data at the left corresponds to the original
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TABLE VII
ENOB AT THE TECHNOLOGICAL CORNERS BEFORE AND AFTER ADJUSTING THE COMPENSATION CAPACITANCE
value of the compensation capacitor obtained from the synthesis
procedure. Note that ENOB requirements (see Table III) are not
satisfied in the “Slow” and “Worst ONE” corners. The reason is
that the corresponding systems become strongly over-damped.
This situation can be corrected by reducing the system damping
factor; i.e., by decreasing the value of the compensation ca-
pacitance, as indicated at the third column of Table VII. Thus,
the system becomes underdamped and the ENOB values at the
right of the duplets are obtained. It is now observed that the
required resolution is nearly satisfied in all the corners. If this
does not suffice, the above heuristic approach could be com-
plemented by slightly increasing the original ENOB require-
ments. Alternatively, the design before adjustment could focus
in one of the worst corners to guarantee that all the rest meet the
specifications.
VI. CONCLUSION
A design procedure for sizing arbitrary topologies of
two-stage Miller-compensated OTAs embedded in generic SC
blocks has been presented. It is based on a detailed study of
the closed-loop transient response and an accurate behavioral
modeling. The methodology directly maps SC block specifica-
tions onto transistor sizes and biasing conditions and identify
the optimum open-loop specifications of the OTA to meet such
specifications. The procedure has been implemented in a fully
functional MATLAB routine which is herein demonstrated
with the design of different OTAs in several scenarios. In all
cases, close agreement between behavioral and electrical-level
simulation results is obtained. Besides, the high computa-
tional efficiency makes the procedure suitable for design space
exploration and contributes to speed the design cycles from
specifications to physical circuits.
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